SEEQC and NVIDIA Demonstrate 50% QEC Latency and Error Rate Reduction via Digital Pre-Decoder Architecture

T2Covered by 1 source · first reported by The Quantum Insider / Quantum Computing Report at 23 Oct, 00:15 UTC

SEEQC and NVIDIA have demonstrated a 50% reduction in quantum error correction (QEC) latency and logical error rates. This was achieved by integrating SEEQC's chip-scale pre-decoder technology with NVIDIA's Ising AI model family. The new architecture filters and compresses data closer to the…

hardwarescience

Sources

• T2SEEQC and NVIDIA Demonstrate 50% QEC Latency and Error Rate Reduction via Digital Pre-Decoder ArchitectureThe Quantum Insider / Quantum Computing Report23 Oct, 00:15