Breaking AI's memory wall: former TSMC VP charts a path with HBM, optical links and 3D stacking
AI processor performance continues to improve, but memory bandwidth is growing more slowly, making data supply a major constraint on AI chip performance and energy efficiency. Efforts to shorten the distance between memory and compute units and increase die-to-die interconnect density are driving…